

# **JEDEC STANDARD**

---

**Description of a 3.3 V, Zero Delay  
Clock Distribution Device Compliant  
with JESD21-C, PC133 Registered  
DIMM Specification**

---

**JESD82-5**

**JULY 2002**

---

**JEDEC SOLID STATE TECHNOLOGY ASSOCIATION**



## NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby an JEDEC standard or publication may be further processed and ultimately become an ANSI/EIA standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or call (703)907-7559 or [www.jedec.org](http://www.jedec.org)

**Published by  
©JEDEC Solid State Technology Association 2002  
2500 Wilson Boulevard  
Arlington, VA 22201-3834**

**This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.**

PRICE: Please refer to the current  
Catalog of JEDEC Engineering Standards and Publications or call Global Engineering  
Documents, USA and Canada 1-800-854-7179, International (303) 397-7956

Printed in the U.S.A.  
All rights reserved

PLEASE!

DON'T VIOLATE  
THE  
LAW!

This document is copyrighted by JEDEC and may not be  
reproduced without permission.

Organizations may obtain permission to reproduce a limited number of copies  
through entering into a license agreement. For information, contact:

JEDEC Solid State Technology Association  
2500 Wilson Boulevard  
Arlington, Virginia 22201-3834  
or call (703) 907-7559



## DESCRIPTION OF A 3.3 V, ZERO DELAY CLOCK DISTRIBUTION DEVICE COMPLIANT WITH JESD21-C, PC133 REGISTERED DIMM SPECIFICATION

(Formerly JEDEC Board Ballot JCB-02-53, formulated under the cognizance of the JC-40 Committee on Digital Logic.)

---

### 1 Scope

---

This standard defines pinout, functionality, DC and AC interface parameters, and test loading for the functions known as the '2509 and '2510. The scope of the specification is restricted to those parameters critical to operation with the PC133 Registered DIMM applications.

The purpose is to provide a standard for a zero delay PLL based clock distribution device compatible with the requirements of the PC133 Registered DIMM specification operating with a nominal supply voltage ( $V_{DD}$ ) of 3.3 V.

---

### 2 Terms and definitions

---

**PC133:** A JEDEC designation for systems with a 133 MHz Front Side Bus using SDRAM main memory technology running at a clock frequency of a 133 MHz.

---

### 3 Device standard

---

#### 3.1 Description

The '2509/'2510 are high performance, low skew, low jitter, zero delay clock buffers designed for high fan out applications. Phase and frequency alignment between the CKIN input and  $Y_n$  outputs are achieved through an internal PLL. The device is designed to operate over a 3.0 V to 3.6 V supply voltage range.

The '2509 has one feedback output (FBOUT) and nine standard outputs arranged as one bank of five outputs and one bank of four outputs. The '2510 has one feedback output and one bank of ten standard outputs. Each output is a logical AND of the output of the PLL and the respective OE signal of that bank. When the OE signal is asserted low all outputs of that bank are forced into a LOW state. The FBOUT signal is not disabled by the OE signal.

Each device has both a digital power supply signal ( $V_{DD}$ ) and an analog power supply signal ( $V_{DDA}$ ). The  $V_{DDA}$  signal is powered at same potential as  $V_{DD}$  during normal operation mode but can also be used as a test mode select signal. When  $V_{DDA}$  is forced to 0 V the PLL circuitry is bypassed and the CKIN input will be passed directly to the  $Y_n$  outputs without phase alignment. This mode has been provided for assistance to the device supplier in testing the device and is not intended for general usage by an end customer.

The devices are defined to operate between a 3.0 V to 3.6 V power supply range. The device is offered in a 24 thin shrink small outline package as defined in MO-153.

### 3 Device standard (cont'd)

#### 3.2 Pinout figure

**2509 Pin Assignment  
for 24 TSSOP**

GND	1	24	CKIN
V <sub>DD</sub>	2	23	AV <sub>DD</sub>
Y <sub>0</sub>	3	22	V <sub>DD</sub>
Y <sub>1</sub>	4	21	Y <sub>8</sub>
Y <sub>2</sub>	5	20	Y <sub>7</sub>
GND	6	19	GND
GND	7	18	GND
Y <sub>3</sub>	8	17	Y <sub>6</sub>
Y <sub>4</sub>	9	16	Y <sub>5</sub>
V <sub>DD</sub>	10	15	V <sub>DD</sub>
OE <sub>1</sub>	11	14	OE <sub>2</sub>
FBOU <sub>T</sub>	12	13	FBIN

**2510 Pin Assignment  
for 24 TSSOP**

GND	1	24	CKIN
V <sub>DD</sub>	2	23	AV <sub>DD</sub>
Y <sub>0</sub>	3	22	V <sub>DD</sub>
Y <sub>1</sub>	4	21	Y <sub>9</sub>
Y <sub>2</sub>	5	20	Y <sub>8</sub>
GND	6	19	GND
GND	7	18	GND
Y <sub>3</sub>	8	17	Y <sub>7</sub>
Y <sub>4</sub>	9	16	Y <sub>6</sub>
V <sub>DD</sub>	10	15	Y <sub>5</sub>
OE	11	14	V <sub>DD</sub>
FBOU <sub>T</sub>	12	13	FBIN

#### 3.3 Terminal functions

**Table 1 — Terminal function**

Terminal name	Descriptions	Electrical characteristics
1Y <sub>0</sub> -1Y <sub>4</sub> 2Y <sub>0</sub> -2Y <sub>3</sub>	Clock Outputs for '2509	LV-CMOS
Y <sub>0</sub> -Y <sub>9</sub>	Clock Outputs for '2510	LV-CMOS
FBOU <sub>T</sub>	Clock Output used to provided the feedback reference for the PLL. Not affected by the OE Pins	LV-CMOS
CKIN	Reference Clock Input	LV-CMOS
FBIN	Feedback input to the PLL. The user connects this to the FBOU <sub>T</sub> signal.	LV-CMOS
OE <sub>1</sub> , OE <sub>2</sub> , OE	Output Enable Signals.	LV-TTL
V <sub>DDA</sub>	Analog Power Supply for the PLL. Signal can also be used to shutoff and Bypass the PLL.	3.3 V Nominal
V <sub>DD</sub>	Positive Supply Voltage	3.3 V Nominal
GND	Ground	Ground Supply

### 3 Device standard (cont'd)

#### 3.3 Terminal functions (cont'd)

**Table 2A — '2509 function table**


Inputs				Outputs			Notes
OE <sub>1</sub>	OE <sub>2</sub>	CKIN	V <sub>DDA</sub>	1Y <sub>0</sub> -1Y <sub>4</sub>	2Y <sub>0</sub> -Y <sub>3</sub>	FBOUT	
X	X	L	H	L	L	L	Normal Mode: V <sub>DDA</sub> = H Outputs are phase locked to CKIN signal.
L	L	H	H	L	L	H	
L	H	H	H	L	H	H	
H	L	H	H	H	L	H	
H	H	H	H	H	H	H	
X	X	L	L	L	L	L	Test Mode: V <sub>DDA</sub> = L PLL and VCO Disabled. Outputs are delayed with-respect-to the CKIN signal.
L	L	H	L	L	L	H	
L	H	H	L	L	H	H	
H	L	H	L	H	L	H	
H	H	H	L	H	H	H	
L = Logic LOW H = Logic HIGH X = Don't Care (But not floating)							

**Table 2B — '2510 function table**

Inputs			Outputs		Notes
OE	CKIN	V <sub>DDA</sub>	Y <sub>9</sub> -Y <sub>0</sub>	FBOUT	
X	L	H	L	L	Normal Mode: V <sub>DDA</sub> = H Outputs are phase locked to CKIN signal.
L	H	H	L	H	
H	H	H	H	H	
X	L	L	L	L	Test Mode: V <sub>DDA</sub> = L PLL and VCO Disabled. Outputs are delayed with-respect-to the CKIN signal.
L	H	L	L	H	
H	H	L	H	H	
L = Logic LOW H = Logic HIGH X = Don't Care (But not floating)					

### 3 Device standard (cont'd)

#### 3.5 Logic diagrams



**Figure 2A — '2509 PLL logic diagram (positive logic)**



### 3 Device standard (cont'd)

#### 3.5 Logic diagrams (cont'd)




Figure 2B — '2510 Logic diagram (positive logic)

#### 3.6 Absolute maximum ratings

Table 3 — Absolute maximum ratings

Supply voltage range, ( $V_{DD}$ )	-0.5 V to 4.6 V
Supply voltage range ( $V_{DDA}$ )	-0.5 V to 4.6 V
DC Input voltage range, ( $V_I$ )	-0.5 V to 4.6 V
DC Output voltage range ( $V_O$ )	-0.5 V to 4.6 V
Input clamp current ( $I_{IK}$ )	-50 mA
Output clamp current ( $I_{OK}$ )	$\pm 50$ mA
Storage temperature range ( $T_{STG}$ )	-65 °C to 150 °C
$V_{DD}$ , GND current / pin ( $I_{DD}$ or $I_{GND}$ )	100 mA
NOTE 1 Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under these conditions is not implied.	
NOTE 2 Under transient conditions these ratings may be exceeded as defined elsewhere in this specification.	

### 3 Device standard (cont'd)

### 3.7 Recommended operating conditions

### Table 4 — Recommended operating conditions

Symbol	Parameter	Standard range			Units
		Min	Typ	Max	
V <sub>DD</sub>	Supply voltage	3.0	3.3	3.6	V
V <sub>DDA</sub>	Analog supply voltage	3.0	3.3	3.6	V
V <sub>IN</sub>	Voltage Applied to input pins	0		V <sub>DD</sub>	V
I <sub>OH</sub>	High-level output current			-12	mA
I <sub>OL</sub>	Low-level output current			12	mA
T <sub>A</sub>	Operating free-air temperature	0		70	°C
D <sub>tin</sub>	Input Duty Cycle	40%		60%	

### 3.8 DC specifications

**Table 5 — DC specifications**

Symbol	Parameter	Condition	T <sub>A</sub> = 0 °C to 70 °C V <sub>DD</sub> = 3.3 V ±0.3 V			Units
			Min	Typ	Max	
V <sub>IH</sub>	HIGH-level input voltage		2.0			V
V <sub>IL</sub>	LOW level input voltage				0.8	V
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = -12 mA, V <sub>IH</sub> = 2.0 V V <sub>DD</sub> = 3.0 V	2.1			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 12 mA, V <sub>IL</sub> = 0.8 V V <sub>DD</sub> = 3.0 V			0.8	
I <sub>I</sub>	Input leakage current	V <sub>I</sub> = V <sub>DD</sub> or GND			±10.0	μA
I <sub>DD</sub>	Quiescent Supply Current	V <sub>I</sub> = V <sub>DD</sub> or GND, I <sub>O</sub> = 0				μA

### 3.9 Timing requirements

**Table 6 — AC specifications**

Symbol	Parameter	Condition	T <sub>A</sub> = 0 °C to 70 °C V <sub>DD</sub> = 3.3 V ±0.3 V			Units
			Min	Typ	Max	
Dt	Duty Cycle	Figures 2, 8	45%		55%	
	Output Slew Rate	See figures 1, 3			Note 1	V/ns
tphl	Disable Time OE to Yn	See figures 1, 4			Note 1	ns

NOTE 1 Should be specified by vendor for completeness.

### 3 Device standard (cont'd)

#### 3.10 AC specifications

**Table 7 — Critical PLL specifications**

Symbol	Parameter	Conditions	T <sub>A</sub> = 0 to 70 °C V <sub>DD</sub> = 3.3 V ±0.3 V			Units
			Min	Typ	Max	
$f_{OP}$	Operating Frequency		50		140	MHz
$t_{JIT(CC)}$	Cycle-to-Cycle Jitter	See Figures 2, 5	-75		+75	ps
$t_{SSC}$	SSC Induced Skew <sup>NOTES 1 &amp; 2</sup>				150	ps
$t_{SK(O)}$	Output to Output Skew	See Figures 2, 7			150	ps
C <sub>IN</sub>	Clock Input Capacitance			4.0		pF
$t_{\phi}$	Static Phase Offset	See Figures 2, 6	-150		+150	ps
C <sub>FB</sub>	Feedback Capacitor Value	See Figure 2	Note 3		Note 3	pF
NOTE 1 SSC = Spread Spectrum Clock. The use of SSC synthesizers on the system motherboard will reduce EMI.						
NOTE 2 Skew is defined as the total clock skew between any two outputs and is therefore specified as a maximum only.						
NOTE 3 Individual Vendor Value needs to be specified for proper operation of the PLL.						


#### 3.11 Spread Spectrum Specifications (SSC)

The PLL used on registered DIMM needs to support SSC synthesizers with the parameters listed in Table 8.


**Table 8 — Spread Spectrum Specifications**

Parameter	Min	Max
Modulation Frequency	30 kHz	50 kHz
Clock Frequency Deviation Downspread (For 133 MHz: 132.5 to 133 MHz range)	0 %	0.5 %
PLL designs should target the following values to meet the 150 ps maximum of SSC induced skew: <ul style="list-style-type: none"> <li>Greater than 1.2 MHz PLL loop bandwidth</li> <li>Less than -0.031 degrees of phase angle</li> </ul>		

#### 4 Test Circuit and switching waveforms



**Figure 1 — Test circuit**



**Figure 2 — Application test circuit**


#### Test circuit component values

$R_L$  = Load Resistor


$C_L$  = Load Capacitance, includes parasitics

$R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of Pulse Generator


$C_{FB}$  = PLL Feedback Capacitance.



**Figure 3 — Voltage waveforms  
Propagation delay times during test mode**



**Figure 4 — Voltage waveforms  
OE disable times**



**Figure 5 — Cycle-to-cycle jitter**

#### 4 Test Circuit and switching waveforms (cont'd)




Figure 6 — Static phase offset




Figure 7 — Output skew




Figure 8 — Duty cycle

---

**5 Reference to other applicable JEDEC standards and publications**

---

JESD52, *Standard for Description of Low Voltage TTL-Compatible CMOS Logic Devices*

JESD65, *Definition of Skew Specification for Standard Logic Devices*

JESD21-C, *Configuration for Solid State Memories*



***JEDEC***